Device Support Summary For "Cypress S25FS064SDSMHI011(Custom)" |
|
|
Generated by: | BPWin V8.0.1 DeviceSupportUpdate.29 (3/27/2024) |
|
|
Device Parameters |
|
Manufacturer: | Cypress (ID=102h) | Part Number: | S25FS064SDSMHI011(Custom) (ID=174Dh) | 8-bit Bytes: | 8389640 | Memory Regions: | 0h-FFFFh; 1 0000h-7E FFFFh; 7F 0000h-7F FFFFh; 80 0010h-80 03FFh; 80 0400h-80 0407h | Vcc(program): | 1.9 | Electrical Erase: | Yes | Set programming: | Yes | Packages: | SOIC(8) |
|
|
Note |
|
IMPORTANT:
This is a Custom algorithm.
64M-bit Serial Flash.
This algorithm uses Standard SPI mode to Program and Verify/Read the device.
The status register bits can be set under Device Config > Configure .
Erase must be selected if device to be programmed already has QE bit enabled.
The TBPARM OTP bit will be programmed first. You may not mix a top boot device with a bottom boot device.
The default Device Range is set to [000000h-7FFFFFh].
Please modify the range under Device Config > Range if any of the Security Registers
need to be included.
The correct password value, located in the range [800400h-800407h], may be read only after it is programmed
and before the Password Mode has been selected by programming the Password Protection Mode bit to 0 in the
ASP Register (ASP[2]).
The OTP region is located in the range [800000h-8003FFh].
The Factory Programmed 128-bit random number located at the beginning of the OTP region cannot be
programmed, and data in this region will not be shown in the Buffer Editor. OTP Lock bits are located
in the Buffer location [800010h-800013h] and Reserved bits are located at [800014h-80001Fh]. |
|
|
= Supported |
|
|
† = This is a replacement daughter card that requires a base socket module |
|
|
Automated Production Programmers |
|
|
|
Manual Production Programmers |
|
|
|
Copyright © 2024, BPM Microsystems |
|
|